A New Wrapper Scan Chain Balance Algorithm for Intellectual Property in SoC
نویسندگان
چکیده
Recent patents and progress on scan chain balance algorithms have been reviewed. With a significant increase of the SoC (System on Chip) integration and scale, the test time of SoC increase dramatically, and this makes the test cost of SoC grow rapidly. In order to reduce test cost and expense, the paper proposes an OBBO (Opposition-based learning and Biogeography Based Optimization) algorithm and designs wrapper scan chains for the IP(Intellectual Property) using OBBO algorithm, which can make wrapper scan chains equilibration so that we can make the test time of IP be minimum. The new method is a random optimization algorithm which combines BBO (Biogeography Based Optimization) algorithm with OBL (Opposition-based learning). By using migration operation, mutation operation and OBL operation, we achieve a balance between different wrapper chains so that we can shorten the wrapper scan chain which is longest. Experimental results show that OBBO can obtain shorter longest wrapper scan chain in most case and at the same time the convergence speed can be faster.
منابع مشابه
Wrapper/TAM Co-Optimization and constrained Test Scheduling for SOCs Using Rectangle Bin Packing
This paper describes an integrated framework for SOC test automation. This framework is based on a new approach for Wrapper/TAM co-optimization based on rectangle packing considering the diagonal length of the rectangles to emphasize on both TAM widths required by a core and its corresponding testing time .In this paper, an efficient algorithm has been proposed to construct wrappers that reduce...
متن کاملChallenge-response based secure test wrapper for testing cryptographic circuits
C ryptographic circuits need special test infrastructure due to the concern of security involved. Normal design for testability methods, such as scan chains, as applied to most ASICs cannot be applied directly to Cryptographic chips. These methods, though providing the highest testability, open backdoors or side-channels for attackers, to extract secret keys or Intellectual Property information...
متن کاملLow Power Test for SoC(System-On-Chip)
729 Abstract— Power consumption during testing System-On-Chip (SOC) is becoming increasingly important as the IP core increases in SOC. We present a new algorithm to reduce the scan-in power using the modified scan latch reordering and clock gating. We apply scan latch reordering technique for minimizing the hamming distance in scan vectors. Also, during scan latch reordering, the don't care in...
متن کاملCdma Coded Wrapper-based System Bus
The recent development of Field Programmable Gate Array (FPGA) System-on-Chip (SoC) architectures, with coarse-grain processors, embedded memories and Intellectual Property (IP) cores, offers high performance for computing power as well as opportunities for rapid system prototyping. These platforms require high-performance onand off-chip communication architectures for efficient and reliable in...
متن کاملThree-dimension Test Wrapper Design based on Multi-objective Cuckoo Search
The main methodologies and recent patents on test wrapper design have been reviewed in this paper. The design of three-dimension test wrapper for IP module in System on Chip is a NP Hard problem. As the test time of an IP module is determined by the longest wrapper scan chain and each TSV has area costs and is a potential source of defects, it is necessary to shorten the longest wrapper chain a...
متن کامل